We are now looking for a Power Methodology and Analysis Engineer.
NVIDIA prides ourselves in having energy efficient products. We believe that continuing to maintain our products' energy efficiency compared to competition is key to our continued success. Our team is responsible for researching, developing, and deploying methodologies to help NVIDIA's products become more energy efficient; and responsible for analyzing fullchip and unit-level power data, and driving ASIC teams to improve their units’ power efficiency. Key responsibilities include developing techniques to model, analyze, and reduce power consumption of NVIDIA chips. As a member of the Power Modeling, Methodology and Analysis Team, you will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, and Physical Design teams to study and implement power analysis and reduction techniques for NVIDIA's next generation GPUs and Tegra SOCs. Your contributions will help us gain early insight into energy consumption of graphics and artificial intelligence workloads, and will allow us to influence architectural, design, and power management improvements.
What you'll be doing
- Continuously improve the performance and efficiency of power analysis tools.
- Develop advanced power optimization tools to empower both front‑end and back‑end design teams to improve power efficiency
- Use internally developed tools and industry standard pre‑silicon gate‑level and RTL power analysis tools, to help improve product power efficiency
- Develop and share best practices for performing pre-silicon power analysis, Enhance internal power tools and automate best practices
- Perform comparative power analysis, to spot trends and anomalies, that warrant more scrutiny.
- Interact with architects and RTL designers to help them interpret their power data and identify power bugs; drive them to implement fixes.
What we need to see
- MS with 1-3 years of experience (or PhD preferred) in related fields.
- Basic understanding of concepts of energy consumption, estimation, and low power design.
- Familiarity with Verilog and ASIC design principles, including knowledge of logic cells.
- Good verbal/written English and interpersonal skills; much collaboration with design teams is expected.
- Strong coding skills, preferably in Python, C++.
- Ability to formulate and analyze algorithms, and comment on their time complexity and memory consumption.
- Desire to bring data-driven decision-making and analytics to improve our products.
Ways to stand out from the crowd
- Familiarity with power tools and flow development is a big plus
- Hands‑on experience leveraging AI tools for engineering productivity is a big plus.
We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.