Intel
India, Bangalore
The Role and Impact In this role, you will help shape the future of Intel's Silicon Photonics design ecosystem by enabling the development and deployment of production-ready PDKs, design automation methodologies, and verification solutions that support Intel's internal silicon photonic ecosystem. Through innovations in Physical Verification, PCell development, AI-assisted electronic-photonic design automation workflows, and automated CI/CD infrastructure, you will drive higher design quality, faster technology adoption, and improved engineering efficiency, directly contributing to Intel's leadership in high-performance optical connectivity and next-generation data center technologies. Business group Intel's Integrated Photonics Solutions (IPS) is at the forefront of silicon photonics integration and commercialization, pioneering technologies that drive high-volume manufacturing and data center advancements. The team is dedicated to developing state-of-the-art photonic devices and systems, enabling smaller form factors, higher speeds, and innovative solutions for AI-driven bandwidth growth. The organization also delivers advanced Electronic-Photonic Design Automation (EPDA) solutions, software platforms, and design enablement infrastructure that power Intel's silicon photonics ecosystem. IPS is responsible for developing and enabling internal product PDKs, design flows, automation frameworks, verification methodologies, and scalable cloud-based design environments that accelerate photonic product development across Intel. By joining IPS, you will be part of a forward-thinking group focused on advancing silicon photonics technologies and enabling the broader Intel photonics ecosystem through the development of EPDA tools, design flows, methodologies, internal product PDKs, verification frameworks, and design enablement infrastructure. The team's work accelerates photonic product innovation and foundry adoption while driving next-generation solutions for AI datacenter scale-up, laser sources, pluggable optics, NPO, CPO, OCI, PICs, and future optical communication technologies. Key Responsibilities • Develop, validate, and maintain production-ready Silicon Photonics PDKs supporting internal product development and foundry enablement. • Collaborate with PDK architects and domain experts to define and implement Electronic-Photonic Design Automation (EPDA) Tools, Flows, and Methods (TFM) for PIC design and manufacturing. • Develop and support Physical Verification methodologies, including DRC, LVS, ERC, reliability checks, rule decks, and signoff flows using Siemens Calibre, Cadence Physical Verification solutions, and Synopsys IC Validator. • Design, develop, and maintain PCells, design automation solutions, and reusable IP to improve PDK quality, scalability, and designer productivity. • Apply AI and automation technologies to accelerate design enablement workflows, validation, engineering productivity, and quality improvement initiatives. • Develop and maintain design enablement infrastructure, including cloud computing environments, EDA tool integrations, storage, licensing, and engineering productivity platforms. • Build and support CI/CD pipelines for automated validation, testing, packaging, qualification, and release of PDKs, tools, and methodologies. • Partner with design, process, manufacturing, and foundry teams to gather requirements and deliver robust design enablement solutions. • Contribute to technical leadership, innovation, and continuous improvement initiatives across PDK, Physical Verification, Physical Design, design automation, and infrastructure development.
Minimum Qualifications - Bachelor's degree in Computer Science, Computer Engineering, Electrical Engineering, or Photonics with 6+ years of experience in Electronic Design Automation (EDA), Electronic-Photonic Design Automation (EPDA), PDK development, design enablement, CAD software development, or physical verification. - Experience with custom analog, mixed-signal, and/or Photonic Integrated Circuit (PIC) design flows, including a strong understanding of the design-to-tapeout lifecycle. - Experience developing and supporting physical verification solutions using industry-standard EDA platforms such as Siemens Calibre, Synopsys IC Validator (ICV), and Cadence PVS/Pegasus. - Strong proficiency with Cadence Virtuoso design environments, including SKILL programming, design automation, PCell development, and flow customization. - Strong programming and scripting skills in Python and Linux shell environments (tcsh, bash, Tcl, or equivalent). - Experience working in Unix/Linux environments, software development methodologies, version control systems, and automation frameworks. - Familiarity with DRC, LVS, ERC, parasitic extraction, verification methodologies, and automated validation flows. - Strong technical problem-solving, debugging, and collaboration skills in a multidisciplinary engineering environment. Preferred Qualifications - Master's degree with 4+ years of relevant experience, or Ph.D. with 2+ years of relevant experience, in Electronic Design Automation (EDA), Electronic-Photonic - Design Automation (EPDA), Silicon Photonics, PDK development, Physical Verification, or related fields. - Experience developing, validating, and releasing production-ready Silicon Photonics PDKs, PCells, and design enablement infrastructure. - Experience developing Electronic-Photonic Design Automation (EPDA) Tools, Flows, and Methods (TFM) for analog, mixed-signal, and photonic design environments. - Advanced expertise in Cadence Virtuoso design flows, custom layout automation, SKILL development, PCell architecture, schematic-driven layout (SDL), and design environment customization. - Experience developing advanced parametric cells (PCells) and layout automation solutions for Photonic Integrated Circuit (PIC) design, including curvilinear - PCell development and customization using Cadence Virtuoso and CurvyCore technologies. - Experience developing and validating physical verification rule decks using Siemens Calibre SVRF/TVF, Synopsys ICV, and Cadence PVS/Pegasus. - Experience with hierarchical PIC design, layout automation, floorplanning, and design productivity solutions. - Experience building CI/CD pipelines, automated regression frameworks, release automation systems, and validation infrastructure for PDKs and design tools. - Experience supporting engineering infrastructure, cloud computing environments, EDA deployment, storage, licensing, and scalable compute platforms. - Experience applying AI/ML technologies to design automation, verification, engineering productivity, or workflow optimization. - Familiarity with foundry enablement, semiconductor manufacturing processes, technology qualification, and multi-foundry design ecosystems. - Demonstrated ability to influence technical direction, mentor engineers, and collaborate effectively across design, process, manufacturing, and software development organizations.
Experienced Hire
Shift 1 (India)
India, Bangalore
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
N/A
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.